

IN THE CLAIMS:

Kindly amend the claims, as follows:

Sub  
pu

1. (Currently Amended) A signal processing apparatus comprising:  
an input circuit to receive an input signal;  
a high-pass filter responsive to said input circuit,  
wherein said high-pass filter comprises M taps to filter precursor intersymbol  
interference (ISI), one main tap and N taps to filter postcursor ISI, and  
wherein adaptation of each of said N taps is limited to a range of between -1  
and 0; and

C

a decision feedback equalizer comprising:

a decision circuit ~~directly~~ responsive to said high-pass filter; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

2. (Previously Presented) A signal processing apparatus according to Claim 1,  
wherein said high-pass filter has a low cutoff frequency.

3. (Previously Presented) A signal processing apparatus according to Claim 2,  
wherein said high-pass filter has a flat response.

4. (Previously Presented) A signal processing apparatus according to Claim 1,  
wherein said high-pass filter has high attenuation at low frequency.

5. (Previously Presented) A signal processing apparatus according to Claim 1,  
wherein said high-pass filter has high attenuation at low frequencies.

6. (Previously Presented) A signal processing apparatus according to Claim 5,  
wherein the high attenuation is at least 20 db.

[ 7. (Canceled)

<sup>12</sup>  
8. (Currently Amended) ~~A signal processing apparatus according to Claim 7, A~~  
signal processing apparatus, comprising:

an input circuit to receive an input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input  
circuit,

wherein said high-pass filter comprises a finite impulse response (FIR) filter,

wherein said first FIR filter comprises M taps to filter precursor <sup>intersymbol interference (ISI)</sup> ~~ISI~~, one main  
tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1  
and 0;

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

<sup>13</sup>  
~~9.~~ (Currently Amended) A signal processing apparatus, comprising:  
an input circuit to receive an input signal;  
a feedforward equalizer comprising a high-pass filter and responsive to said input  
circuit,

wherein said high-pass filter comprises a first finite impulse response (FIR)  
filter (FIR),

wherein said first FIR filter comprises M taps to filter precursor <sup>intersymbol interference (ISI)</sup> ~~ISI~~, one main  
tap and N taps to filter postcursor ISI,

wherein each tap of said first FIR filter has a corresponding coefficient W as  
follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0; \text{ and}$$

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

10. (Previously Presented) A signal processing apparatus according to Claim 1, wherein said input circuit comprises an analog to digital converter.

11. (Previously Presented) A signal processing apparatus according to Claim 1, wherein said decision circuit comprises a threshold circuit.

12. (Previously Presented) A signal processing apparatus according to Claim 1, wherein said decision circuit comprises a Viterbi detector.

13. (Currently Amended) A signal processing apparatus according to Claim 8, further comprising A signal processing apparatus, comprising:

an input circuit to receive an input signal

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a finite impulse response (FIR) filter,

and

wherein said FIR filter comprises M taps to filter precursor ISI, one main tap and N taps to filter postcursor ISI;

a first an adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for filtering postcursor ISI; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

<sup>15</sup>  
~~14.~~ (Previously Presented) A signal processing apparatus according to Claim <sup>14</sup>~~13~~,  
wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

<sup>16</sup>  
~~15.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>14</sup>~~13~~,  
wherein said ~~first~~ adaptive control circuit is operable only during signal acquisition.

<sup>10</sup>  
~~16.~~ (Currently Amended) A signal processing apparatus according to Claim 1,  
wherein said feedback filter comprises a ~~second~~ finite impulse response (FIR) filter (~~FIR~~).

<sup>11</sup>  
~~17.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>10</sup>~~16~~,  
further comprising a ~~second~~ an adaptive control circuit to adapt taps of said ~~second~~ FIR filter.

<sup>17</sup>  
~~18.~~ (Currently Amended) A signal processing apparatus comprising:  
input means for receiving an input signal;  
high-pass filtering means for filtering the input signal received by said input means,  
wherein said high-pass filtering means comprises M taps to filter precursor  
intersymbol interference (ISI), one main tap and N taps to filter postcursor ISI, and  
wherein adaptation of each of said N taps is limited to a range of between -1  
and 0; and

decision feedback equalizer means comprising:

<sup>C</sup> decision means ~~directly~~ responsive to said high-pass filtering means for  
recovering data from an output of said high-pass filtering means; and

feedback filter means for filtering an output of said decision means,

wherein said decision means is responsive to said feedback filter  
means.

<sup>18</sup>  
~~19.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means has a low cutoff frequency.

<sup>19</sup>  
~~20.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>18</sup>~~19~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means has a flat response.

<sup>20</sup>  
~~21.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means has high attenuation at low  
frequency.

<sup>21</sup>  
~~22.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means has high attenuation at low  
frequencies.

23. (Currently Amended) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means shortens a length of postcursor  
<sup>ISI</sup>  
~~inter-symbol interference.~~

24. (Currently Amended) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means attenuates ~~any~~ DC noise.

25. (Currently Amended) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said ~~feedforward equalizer~~ high-pass filtering means attenuates baseline wander.

<sup>22</sup>  
~~26.~~ (Previously Presented) A signal processing apparatus according to Claim <sup>21</sup>~~22~~,  
wherein the high attenuation is at least 20 db.

[ 27. (Canceled)

~~31~~  
~~28.~~ (Currently Amended) ~~A signal processing apparatus according to Claim 27, A~~  
signal processing apparatus comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the  
input signal received by said input means

wherein said feedforward equalizer means comprises a finite impulse response  
(FIR) filter means for filtering the input signal,

wherein said first FIR filter means comprises M taps for filtering precursor  
intersymbol interference (ISI), one main tap and N taps for filtering postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1  
and 0; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward  
equalizer means; and

feedback filter means for filtering an output of said decision means,

wherein said decision means is responsive to said feedback filter means.

~~32~~  
~~29.~~ (Currently Amended) A signal processing apparatus, comprising:  
input means for receiving an input signal;  
feedforward equalizer means for feedforward equalizing by high-pass filtering the  
input signal received by said input means,  
wherein said feedforward equalizer means comprises a first finite impulse  
response (FIR) filter (FIR) means for filtering the input signal,  
wherein said first FIR filter means comprises M taps for filtering precursor  
intersymbol interference (ISI),  
one main tap and N taps for filtering postcursor ISI,  
wherein each tap of said first FIR filter means has a corresponding coefficient  
W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_{i=1}^M W_{-i} + W_0 + \sum_{i=1}^n W_i < 1, \text{ and}$$

$-1 \leq W_1, \dots, W_n \leq 0$ ; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,

wherein said decision means is responsive to said feedback filter means.

<sup>26</sup>  
~~30.~~ (Previously Presented) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

<sup>27</sup>  
~~31.~~ (Previously Presented) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said decision means comprises a threshold circuit.

<sup>28</sup>  
~~32.~~ (Previously Presented) A signal processing apparatus according to Claim <sup>17</sup>~~18~~,  
wherein said decision means comprises a Viterbi detector.

33. (Currently Amended) ~~A signal processing apparatus according to Claim 28,~~  
~~further comprising~~ A signal processing apparatus comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means,

wherein said feedforward equalizer means comprises a finite impulse response (FIR) filter means for filtering the input signal, and

wherein said FIR filter means comprises M taps for filtering precursor <sup>intersymbol interference (ISI)</sup> ~~ISI~~, one main tap and N taps for filtering postcursor ISI;

a first <sup>ISI</sup> ~~an~~ adaptive control means for adapting the M taps for filtering precursor ISI and N taps for filtering <sup>ISI</sup> ~~postcursor~~ ISI; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward

equalizer means; and

feedback filter means for filtering an output of said decision means,

wherein said decision means is responsive to said feedback filter means.

34. (Previously Presented) A signal processing apparatus according to Claim 33, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

35. (Currently Amended) A signal processing apparatus according to Claim 33, wherein said ~~first~~ adaptive control means is operable only during signal acquisition.

<sup>29</sup>  
~~36.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>19</sup>~~18~~, wherein said feedback filter means comprises a ~~second~~ finite impulse response (FIR) filter (~~FIR~~) means for filtering the output of said decision means.

<sup>30</sup>  
~~37.~~ (Currently Amended) A signal processing apparatus according to Claim <sup>29</sup>~~36~~, further comprising a ~~second~~ an adaptive control means for adapting taps of said ~~second~~ FIR filter means.

<sup>36</sup>  
~~38.~~ (Currently Amended) An Ethernet transceiver, comprising:  
an input circuit for inputting an input signal into an Ethernet cable;  
an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;  
a high-pass filter responsive to said input circuit,  
wherein said high-pass filter comprises M taps to filter precursor intersymbol interference (ISI), one main tap and N taps to filter postcursor ISI, and  
wherein adaptation of each of said N taps is limited to a range of between -1  
and 0; and

a decision feedback equalizer comprising:

a decision circuit ~~directly~~ responsive to said high-pass filter; and



a feedback filter responsive to said decision circuit,  
wherein said decision circuit is responsive to said feedback filter.

<sup>37</sup>  
~~39~~. (Original) An Ethernet transceiver according to Claim <sup>36</sup>~~38~~, wherein said high-pass filter has a low cutoff frequency.

<sup>38</sup>  
~~40~~. (Original) An Ethernet transceiver according to Claim <sup>37</sup>~~39~~, wherein said high-pass filter has a flat response.

<sup>39</sup>  
~~41~~. (Original) An Ethernet transceiver according to Claim <sup>36</sup>~~38~~, wherein said high-pass filter has high attenuation at low frequency.

<sup>40</sup>  
~~42~~. (Original) An Ethernet transceiver according to Claim <sup>36</sup>~~38~~, wherein said high-pass filter has high attenuation at low frequencies.

<sup>41</sup>  
~~43~~. (Original) An Ethernet transceiver according to Claim <sup>40</sup>~~42~~, wherein the high attenuation is at least 20 db.

☐ 44. (Canceled)

<sup>42</sup>  
~~45~~. (Currently Amended) ~~An Ethernet transceiver according to Claim 44, An~~  
Ethernet transceiver, comprising:

an input circuit for inputting an input signal into an Ethernet cable;

an output circuit for outputting an output signal from the Ethernet cable, the output  
signal corresponding to the input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input  
circuit,

wherein said high-pass filter comprises a finite impulse response (FIR) filter,

wherein said ~~first~~ FIR filter comprises M taps to filter precursor <sup>intersymbol interference (ISI)</sup> ~~ISI~~, one main  
tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1 and 0; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

~~46.~~ (Currently Amended) An Ethernet transceiver, comprising:  
an input circuit for inputting an input signal into an Ethernet cable;  
an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;  
a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a ~~first~~ finite impulse response (FIR) filter (~~FIR~~),

wherein said ~~first~~ FIR filter comprises M taps to filter precursor <sup>intersymbol interference (ISI)</sup> ~~ISI~~, one main tap and N taps to filter postcursor ISI,

wherein each tap of said ~~first~~ FIR filter has a corresponding coefficient W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0; \text{ and}$$

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

~~47.~~ (Original) An Ethernet transceiver according to Claim ~~38~~ <sup>36</sup>, wherein said input circuit comprises an analog to digital converter.

~~43~~  
48. (Original) An Ethernet transceiver according to Claim ~~36~~, wherein said decision circuit comprises a threshold circuit.

~~44~~  
49. (Original) An Ethernet transceiver according to Claim ~~36~~, wherein said decision circuit comprises a Viterbi detector.

~~49~~  
50. (Currently Amended) ~~An Ethernet transceiver according to Claim 45, further comprising~~ An Ethernet transceiver, comprising:

an input circuit for inputting an input signal into an Ethernet cable;

an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a first finite impulse response (FIR) filter, and

wherein said FIR filter comprises M taps to filter precursor <sup>intersymbol interference (ISI)</sup> ISI, one main tap and N taps to filter postcursor ISI;

a ~~first~~ <sup>24e</sup> adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for filtering <sup>24e</sup> postcursor ISI; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

~~50~~  
51. (Original) An Ethernet transceiver according to Claim ~~50~~, wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

~~51~~  
52. (Currently Amended) An Ethernet transceiver according to Claim ~~50~~, wherein said ~~first~~ adaptive control circuit is operable only during signal acquisition.

~~45~~  
~~53.~~ (Currently Amended) An Ethernet transceiver according to Claim ~~38~~<sup>36</sup>, wherein said feedback filter comprises a ~~second~~ finite impulse response (FIR) filter (~~FIR~~).

~~46~~  
~~54.~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~<sup>45</sup>, further comprising a ~~second~~ an adaptive control circuit to adapt taps of said ~~second~~ FIR filter.

~~52~~  
~~55.~~ (Currently Amended) An Ethernet transceiver, comprising:  
input means for receiving an input signal;  
high-pass filtering means for filtering the input signal received by said input means,  
wherein said high-pass filtering means comprises M taps to filter precursor intersymbol interference (ISI), one main tap and N taps to filter postcursor ISI, and wherein adaptation of each of said N taps is limited to a range of between -1 and 0; and  
decision feedback equalizer means comprising:  
decision means ~~directly~~ responsive to said high-pass filtering means for recovering data from an output of said high-pass ~~filter~~<sup>filtering</sup> means; and  
feedback filter means for filtering an output of said decision means,  
wherein said decision means is responsive to said feedback filter means.

~~53~~  
~~56.~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~<sup>52</sup>, wherein said ~~feedforward equalizer~~ high-pass filtering means has a low cutoff frequency.

~~54~~  
~~57.~~ (Currently Amended) An Ethernet transceiver according to Claim ~~56~~<sup>53</sup>, wherein said ~~feedforward equalizer~~ high-pass filtering means has a flat response.

~~55~~  
~~58.~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~<sup>52</sup>, wherein said ~~feedforward equalizer~~ high-pass filtering means has high attenuation at low frequency.

~~54~~  
~~55~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~, wherein said ~~feedforward equalizer~~ high-pass filtering means has high attenuation at low frequencies.

C ~~58~~  
~~59~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~, wherein said ~~feedforward equalizer~~ high-pass filtering means shortens a length of ~~postcursor inter-~~ ISI symbol interference.

C ~~59~~  
~~60~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~, wherein said ~~feedforward equalizer~~ high-pass filtering means attenuates ~~any~~ DC noise.

~~60~~  
~~61~~ (Currently Amended) An Ethernet transceiver according to Claim ~~55~~, wherein said ~~feedforward equalizer~~ high-pass filtering means attenuates baseline wander.

~~59~~  
~~62~~ (Original) An Ethernet transceiver according to Claim ~~59~~, wherein the high attenuation is at least 20 db.

[ 64. (Canceled)

~~64~~  
~~65~~ (Currently Amended) ~~An Ethernet transceiver according to Claim 64, An~~  
Ethernet transceiver, comprising:  
input means for receiving an input signal;  
feedforward equalizer means for feedforward equalizing by high-pass filtering the  
input signal received by said input means,  
wherein said feedforward equalizer means comprises a finite impulse response  
(FIR) filter means for filtering the input signal,  
wherein said first FIR filter means comprises M taps for filtering precursor  
intersymbol interference (ISI), one main tap and N taps for filtering postcursor ISI, and  
wherein adaptation of each of said N taps is limited to a range of between -1  
and 0; and  
decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward  
equalizer means; and  
feedback filter means for filtering an output of said decision means,  
wherein said decision means is responsive to said feedback filter  
means.

*OK*  
*2/2/00*  
*CONF*  
*70060*  
<sup>67</sup> (Currently Amended) An Ethernet transceiver, comprising:  
input means for receiving an input signal;  
feedforward equalizer means for feedforward equalizing by high-pass filtering the  
input signal received by said input means,  
wherein said feedforward equalizer means comprises a ~~first~~ finite impulse  
response (FIR) filter ~~(FIR)~~ means for filtering the input signal,  
~~inter-symbol interference (ISI)~~ wherein said ~~first~~ FIR filter means comprises M taps for filtering precursor  
~~ISI~~, one main tap and N taps for filtering postcursor ISI,  
wherein each tap of said ~~first~~ FIR filter means has a corresponding coefficient  
W as follows:

$$W_0 = \text{unity}$$

$$0 < \sum_1^M W_{-i} + W_0 + \sum_1^n W_i < 1, \text{ and}$$

$$-1 < W_1, \dots, W_n < 0; \text{ and}$$

decision feedback equalizer means comprising:  
decision means for recovering data from an output of said feedforward  
equalizer means; and  
feedback filter means for filtering an output of said decision means,  
wherein said decision means is responsive to said feedback filter  
means.

<sup>61</sup> (Original) An Ethernet transceiver according to Claim <sup>52</sup> 55, wherein said input  
means comprises an analog to digital converter means for converting an analog input signal  
to a digital signal.

~~68~~ (Original) An Ethernet transceiver according to Claim ~~55~~, wherein said decision means comprises a threshold circuit.

~~69~~ (Original) An Ethernet transceiver according to Claim ~~55~~, wherein said decision means comprises a Viterbi detector.

~~70~~ (Currently Amended) ~~An Ethernet transceiver according to Claim 65, further comprising~~ An Ethernet transceiver, comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means,

wherein said feedforward equalizer means comprises a finite impulse response (FIR) filter means for filtering the input signal, and

wherein said FIR filter means comprises M taps for filtering precursor <sup>intersymbol interference (ISI)</sup> ISI, one main tap and N taps for filtering postcursor ISI;

a ~~first~~ <sup>the</sup> adaptive control means for adapting the M taps for filtering precursor ISI and N taps for filtering <sup>the</sup> postcursor ISI; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,

wherein said decision means is responsive to said feedback filter means.

~~71~~ (Currently Amended) An Ethernet transceiver according to Claim ~~33~~ ~~70~~, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

*04  
83  
Cont.  
Cancel*

~~70~~  
~~72~~ (Currently Amended) An Ethernet transceiver according to Claim ~~70~~<sup>68</sup>, wherein said ~~first~~ adaptive control means is operable only during signal acquisition.

~~64~~  
~~73~~ (Currently Amended) An Ethernet transceiver according to Claim ~~59~~<sup>52</sup>, wherein said feedback filter means comprises a ~~second~~ finite impulse response (FIR) filter ~~(FIR)~~ means for filtering the output of said decision means.

~~65~~  
~~74~~ (Currently Amended) An Ethernet transceiver according to Claim ~~73~~<sup>64</sup>, further comprising a ~~second~~ an adaptive control means for adapting taps of said ~~second~~ FIR filter means.